Atsiliepimai
Aprašymas
Introduction.- Combinational Logic Design (Part I).- Combinational Logic Design (Part II).- Combinational Design Guidelines.- Sequential Logic Design.- Sequential Design Guidelines.- Complex Designs using Verilog RTL.- Finite State Machines.- Simulation Concepts and PLD Based Designs.- RTL Synthesis.- Static Timing Analysis (STA).- Constraining Design.- Multiple Clock Domain Designs.- Low Power Design.- RTL Design for SOCs.EXTRA 20 % nuolaida
Kupono kodas: ENG20
Akcija baigiasi už 3d.07:37:44
Nuolaidos kodas galioja perkant nuo 10 €. Nuolaidos nesumuojamos.
Atsiliepimai