409,67 €
512,09 €
ASIC Design and Synthesis
409,67 € 
- Išsiųsime per 10–14 d.d.
This book describes simple to complex ASIC design practical scenarios using Verilog. It builds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, the contents provide practical information on the issues in ASIC design and synthesis using Synopsys DC and their solution. The book explains how to write efficient RTL using Verilog and how to improve design performance. It also covers architecture design st…
409.67
2025-06-29 23:59:00
/images/books/13747454/9789813346413.jpg)
- Autorius: Vaibbhav Taraate
- Leidėjas: Springer
- Metai: 2021
- Puslapiai: 640
- ISBN-10: 9813346418
- ISBN-13: 9789813346413
- Formatas: 15.6 x 23.4 x 2.1 cm, kieti viršeliai
- Kalba: Anglų
- Extra -20 % nuolaida šiai knygai su kodu ENG20
Atsiliepimai
Aprašymas
This book describes simple to complex ASIC design practical scenarios using Verilog. It builds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, the contents provide practical information on the issues in ASIC design and synthesis using Synopsys DC and their solution. The book explains how to write efficient RTL using Verilog and how to improve design performance. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies. The contents of this book will be useful to practicing hardware engineers, students, and hobbyists looking to learn about ASIC design and synthesis.EXTRA 20 % nuolaida
409,67 €
512,09 €
Išsiųsime per 10–14 d.d.
Kupono kodas: ENG20
Akcija baigiasi už 3d.07:25:19
Nuolaidos kodas galioja perkant nuo 10 €. Nuolaidos nesumuojamos.
- Autorius: Vaibbhav Taraate
- Leidėjas: Springer
- Metai: 2021
- Puslapiai: 640
- ISBN-10: 9813346418
- ISBN-13: 9789813346413
- Formatas: 15.6 x 23.4 x 2.1 cm, kieti viršeliai
- Kalba: Anglų
This book describes simple to complex ASIC design practical scenarios using Verilog. It builds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, the contents provide practical information on the issues in ASIC design and synthesis using Synopsys DC and their solution. The book explains how to write efficient RTL using Verilog and how to improve design performance. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies. The contents of this book will be useful to practicing hardware engineers, students, and hobbyists looking to learn about ASIC design and synthesis.
Atsiliepimai